




Automating Datapath Verification and Bug Correction via Equality Saturation

Emiliano Morini, Samuel Coward, Rafael Barbalho,
Theo Drane, George A. Constantinides
Intel and Imperial College London




Datapath Debug and Verification

Core RTL Equality
Saturation Engine



Automatically correct datapath bugs




Automatically decompose datapath
equivalence proof

Equality Saturation




$$\begin{array}{c} (x \ll 1) + x \\ \underbrace{\hspace{1cm}} \\ (x * 2) + x \\ \underbrace{\hspace{1cm}} \\ x * 3 \end{array}$$



- Represent RTL designs as an e-graph
- Discover equivalent designs via constructive rewriting
- Maintain complete history

ROVERIFIX



1. Initialize Spec e-graph – apply datapath rewrites
2. Insert FIX(spec, impl) into e-graph
3. Propagate FIX operators to isolate the bug
4. Extract the design closest to impl that is equivalent to spec

Datapath Rewrite Examples:

- $a \ll (b + c) \rightarrow (a \ll b) \ll c$
- $a \times (b \ll c) \rightarrow (a \times b) \ll c$

Results

Fix automatically generated by ROVERIFIX

1	module spec(A,B,C,out);	1	module impl(A,B,C,out);
2	input logic [7:0] A, B, C;	2	input logic [7:0] A, B, C;
3	output logic [9:0] out;	3	output logic [9:0] out;
4	wire [8:0] add_right;	4	wire <u>[7:0] add_8bit;</u>
5		5	
6	assign add_right = B + C;	6	assign add_8bit = A + B; // carry-out discarded
7	assign out = A + add_right;	7	assign out = add_8bit + C;

Proof automatically decomposed by ROVERIFY

Spec
 $(A \ll M) \times (B \ll N)$

24 hours
inconclusive

Optimized
 $(A \times B) \ll (M + N)$

Equivalence
Checker

Int 1
 $(A \times (B \ll N)) \ll M$

ROVERIFY
Pass 0.1 secs

Int 2
 $((A \times B) \ll N) \ll M$

Average 2.8x
speedup in proof
time across datapath
benchmarks