

UNITED STATES

SAN JOSE, CA, USA MARCH 4-7, 2024

Crafting a Million Instructions/Sec RISCV-DV HPC Techniques to Boost UVM Testbench Performance by Over 100x

Puneet Goel, Ritu Goel, Jyoti Dahiya





The Curious Case of RISC-V Verification



- High-end Processor Architecture involves intricate maneuvers like Instruction Pipelines, Re-ordering, and Hyperthreading
- Verification of such cores requires a huge stimulus ranging over 10¹⁵ random instructions*
- RISCV-DV[†] (coded in SystemVerilog) generates only about **10,000 instr/sec**
 - At this rate, it takes over Three Thousand Machine Years just to generate the stimulus





^{*}https://semiengineering.com/what-makes-risc-v-verification-unique/ [†]https://github.com/chipsalliance/riscv-dv

The Curious Case of RISC-V Verification



- High-end Processor Architecture involves intricate maneuvers like Instruction Pipelines, Re-ordering, and Hyperthreading
- Verification of such cores requires a huge stimulus ranging over 10¹⁵ random instructions*
- RISCV-DV[†] (coded in SystemVerilog) generates only about 10,000 instr/sec
 - At this rate, it takes over Three Thousand Machine Years just to generate the stimulus







^{*}https://semiengineering.com/what-makes-risc-v-verification-unique/
[†]https://github.com/chipsalliance/riscv-dv

In This Talk ...

Section 1	Why is my Testbench so Slow?		
Section 2	HPC Testbenching with eUVM		
Section 3	RISCV-DV Testbench Optimizations		
	Constraint Reduction and Optimization	2.5x	
	Optimizing Memory Allocation and Reuse	1.5x	
	Dierct Binary Generation (Skipping Assembler/Linker)	> 2x	
	Native Data Types and Algorithmic Optimizations	2x	
Section 4	The Road to Epiphany – A Parallelized RISCV-DV		
	Parallelizing RISCV-DV (32 threads)	14x	



2024 DESIGN AND VERIFICATION

CONFERENCE AND EXHIB

In this Section ...

Why is my Testbench so Slow?

HPC Testbenching with eUVM

RISCV-DV Testbench Optimizations

The Road to Epiphany – A Parallelized RISCV-DV







- Over the last 50 years, chip complexity has grown exponentially, owing to the Moore's Law
- Until 2005, thanks to Dennard's Scaling, processor performance also grew at the same rate
- In 2005, Herb Sutter wrote a seminal paper titled "The Free Lunch is Over"
- Modern processors focus on HPC techniques, including ...
 - Concurrency Multicore Parallelism
 - Programmable HW Hybrid CPU/FPGAs



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Clukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp

* Data Sourced From: https://github.com/karlrupp/microprocessor-trend-data

The Elephant in the Room







- Over the last 50 years, chip complexity has grown exponentially, owing to the Moore's Law
- Until 2005, thanks to Dennard's Scaling, processor performance also grew at the same rate
- In 2005, Herb Sutter wrote a seminal paper titled "The Free Lunch is Over"
- Modern processors focus on HPC techniques, including ...
 - Concurrency Multicore Parallelism
 - Programmable HW Hybrid CPU/FPGAs



50 Years of Microprocessor Trend Data*

Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Clukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp

* Data Sourced From: https://github.com/karlrupp/microprocessor-trend-data

The Elephant in the Room







- Over the last 50 years, chip complexity has grown exponentially, owing to the Moore's Law
- Until 2005, thanks to Dennard's Scaling, processor performance also grew at the same rate
- In 2005, Herb Sutter wrote a seminal paper titled "The Free Lunch is Over"
- Modern processors focus on HPC techniques, including ...
 - Concurrency Multicore Parallelism
 - Programmable HW Hybrid CPU/FPGAs



50 Years of Microprocessor Trend Data*

Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Clukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp

* Data Sourced From: https://github.com/karlrupp/microprocessor-trend-data

The Elephant in the Room



- Over the last 50 years, chip complexity has grown exponentially, owing to the Moore's Law
- Until 2005, thanks to Dennard's Scaling, processor performance also grew at the same rate
- In 2005, Herb Sutter wrote a seminal paper titled "The Free Lunch is Over"
- Modern processors focus on HPC techniques, including ...
 - Concurrency Multicore Parallelism
 - Programmable HW Hybrid CPU/FPGAs



50 Years of Microprocessor Trend Data*

* Data Sourced From: https://github.com/karlrupp/microprocessor-trend-data

The Elephant in the Room







Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Clukobun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp

Testbench is the New Bottleneck

Multicore Simulation Perspective

- Modern simulators enable multicore parallelism for RTL simulation
- Behavioral character makes tool-level parallelism impossible for TB
 - SV lacks multicore semantics for the parallelization of TB
- SV testbench actually executes sequentially with respect to the RTL
 - As per Amdahl's law, the testbench becomes a bottleneck

Hybrid FPGA/CPUs: Co-Emulation Perspective

- RTL is synthesizable and can be mapped on FPGAs
- Behavioral nature of TB makes it impossible to map the TB on FPGA
 - DPI layer adds an additional drag on the SV co-simulation interface











Testbench is the New Bottleneck

Multicore Simulation Perspective

- Modern simulators enable multicore parallelism for RTL simulation
- Behavioral character makes tool-level parallelism impossible for TB
 - SV lacks multicore semantics for the parallelization of TB
- SV testbench actually executes sequentially with respect to the RTL
 - As per Amdahl's law, the testbench becomes a bottleneck

Hybrid FPGA/CPUs: Co-Emulation Perspective

- RTL is synthesizable and can be mapped on FPGAs
- Behavioral nature of TB makes it impossible to map the TB on FPGA
 - DPI layer adds an additional drag on the SV co-simulation interface











Testbench is the New Bottleneck

Multicore Simulation Perspective

- Modern simulators enable multicore parallelism for RTL simulation
- Behavioral character makes tool-level parallelism impossible for TB
 - SV lacks multicore semantics for the parallelization of TB
- SV testbench actually executes sequentially with respect to the RTL
 - As per Amdahl's law, the testbench becomes a bottleneck

Hybrid FPGA/CPUs: Co-Emulation Perspective

- RTL is synthesizable and can be mapped on FPGAs
- Behavioral nature of TB makes it impossible to map the TB on FPGA
 - DPI layer adds an additional drag on the SV co-simulation interface











Another Testbench Performance Gotcha

SV Lacks Native Data Types

 HVL data types (byte, int etc) have an implicit value change event with every arithmetic variable and expression

Native Data Processing

 Arithmetic algorithms coded in systems programming languages run an order of magnitude faster compared to SystemVerilog

fib.s	SV .
<pre>module none;</pre>	1
function automatic	2
<pre>longint fib(longint n);</pre>	3
<pre>if (n <= 1) return n;</pre>	4
else	5
<pre>return fib(n-1) + fib(n-2);</pre>	6
endfunction	7
initial	8
<pre>\$display(fib(42));</pre>	9
endmodule	10

	fib.d
<pre>long fib(long n) {</pre>	1
if (n <= 1) return n;	2
else	3
return fib(n-1) + fib(n-2	2); 4
}	5
<pre>void main() {</pre>	6
<pre>import std.stdio;</pre>	7
writeln(fib(42));	8
}	9







In this Section ...

Why is my Testbench so Slow?

HPC Testbenching with eUVM

RISCV-DV Testbench Optimizations

The Road to Epiphany – A Parallelized RISCV-DV







eUVM is an HVL build on top of Dlang (an evolution of C++)

- Native Efficiency
- Multicore Powered
- 360° Portable Stimulus
- Modern Productivity
- Clean Pointer-Less Syntax
- HW/SW Coverification

Dlang	ABI Compatibility with C/C++ Object-Oriented Programming Paradigm
	Associative/Dynamic Arrays
	Automatic Garbage Collector
	Multicore Parallel Programming
	Executes on Embedded Android/Linux/Windows
	Multicore-Enabled Discrete Event Simulator
	Parallelized Constraint Solvers
Σ	Multicore-Enabled Functional Coverage
eU	Multicore-Enabled UVM Implementation
	VPI/DPI/FLI/VHPI/Verilator Interface
	Co-Emulation with Altera/Xilinx FPGAs





eUVM is an HVL build on top of Dlang (an evolution of C++)

- Native Efficiency
- Multicore Powered
- 360° Portable Stimulus
- Modern Productivity
- Clean Pointer-Less Syntax
- HW/SW Coverification

Dlang	ABI Compatibility with C/C++ Object-Oriented Programming Paradigm Associative/Dynamic Arrays Automatic Garbage Collector
	Multicore Parallel Programming
	Executes on Embedded Android/Linux/Windows
	Multicore-Enabled Discrete Event Simulator
	Parallelized Constraint Solvers
eUVM	Multicore-Enabled Functional Coverage
	Multicore-Enabled UVM Implementation
	VPI/DPI/FLI/VHPI/Verilator Interface
	Co-Emulation with Altera/Xilinx FPGAs





eUVM is an HVL build on top of Dlang (an evolution of C++)

- Native Efficiency
- Multicore Powered
- 360° Portable Stimulus
- Modern Productivity
- Clean Pointer-Less Syntax
- HW/SW Coverification

Dlang	ABI Compatibility with C/C++ Object-Oriented Programming Paradigm Associative/Dynamic Arrays Automatic Garbage Collector Multicore Parallel Programming
	Executes on Embedded Android/Linux/Windows
	Multicore-Enabled Discrete Event Simulator Parallelized Constraint Solvers
M	Multicore-Enabled Functional Coverage
eU	Multicore-Enabled UVM Implementation
	VPI/DPI/FLI/VHPI/Verilator Interface
	Co-Emulation with Altera/Xilinx FPGAs





eUVM is an HVL build on top of Dlang (an evolution of C++)

- Native Efficiency
- Multicore Powered
- 360° Portable Stimulus
- Modern Productivity
- Clean Pointer-Less Syntax
- HW/SW Coverification

Dlang	ABI Compatibility with C/C++ Object-Oriented Programming Paradigm
	Associative/Dynamic Arrays
	Automatic Garbage Collector
	Multicore Parallel Programming
	Executes on Embedded Android/Linux/Windows
	Multicore-Enabled Discrete Event Simulator
	Parallelized Constraint Solvers
eUVM	Multicore-Enabled Functional Coverage
	Multicore-Enabled UVM Implementation
	VPI/DPI/FLI/VHPI/Verilator Interface
	Co-Emulation with Altera/Xilinx FPGAs



eUVM is an HVL build on top of Dlang (an evolution of C++)

- Native Efficiency
- Multicore Powered
- 360° Portable Stimulus
- Modern Productivity
- Clean Pointer-Less Syntax
- HW/SW Coverification

	uvm.d
<pre>import esdl;</pre>	1
import uvm;	2
<pre>class bus_trans: uvm_sequence_item {</pre>	3
<pre>mixin uvm_object_utils;</pre>	4
@rand ubvec!8 data;	5
<pre>@rand uint[] payload;</pre>	6
	7
<pre>this(string name="") {</pre>	8
<pre>super(name);</pre>	9
}	10
	11
constraint!q{	12
payload.length >= 8;	13
payload.length < 256;	14
<pre>foreach (i, elem; payload) {</pre>	15
<pre>if (i > 0) payload[i] > payload[i-1];</pre>	16
}	17
unique [payload];	18
<pre>} payload_cst;</pre>	19
}	20







eUVM is an HVL build on top of Dlang (an evolution of C++)

- Native Efficiency
- Multicore Powered
- 360° Portable Stimulus
- Modern Productivity
- Clean Pointer-Less Syntax
- HW/SW Coverification

```
coverification
override void run_phase(uvm_phase phase)
  super.run phase(phase);
  load device drivers();
  get_and_drive(phase);
override void connect phase(uvm phase phase) {
  fd = open("/dev/mem", O RDWR | O SYNC);
  if (fd < 0) assert(false, "Failed to open /dev/mem"); s</pre>
  mem = mmap(null, HPS TO FPGA LW SPAN, PROT READ
      PROT WRITE, MAP SHARED, fd, HPS TO FPGA LW BASE); 10
  if (mem == MAP FAILED) {
    close(fd);
    assert(false, "Can't map memory");
                                                         14
override void final_phase(uvm_phase phase) {
  super.final_phase(phase);
  munmap(mem, HPS TO FPGA LW SPAN);
  close(fd);
```



Perfomance Comparison of UVM Implementations

	Platform	UVM	PyUVM	SC-UVM	eUVM
	Language	SV	Python	C++	Dlang
НРС	Multicore-Enabled UVM	×	×	X *	</th
	Native Data Types	×	×	×	×
	ABI Compatibility with C/C++	×	×	×	×
Meta ‡	User Defined Attributes	×	O	×	~
	Code Introspection	~	O	O	×
	Compile-Time Function Eval	×	×	O	×
	Generative Programming	×	O	O	×

*While C++ supports parallelism, both SC-UVM and SystemC are single-threaded

[†]eUVM is yet the only Multicore-enabled Implementation of UVM

[‡]Advanced Metaprogramming features in Dlang enable compile-time constraint parsing, resulting in <u>Ultra-Fast Constraint Solvers</u>

Python Efficacy

 Being an interpreted language, Python is inherently slow and has been benchmarked to be 57x slower than C

Legend

- 🗸 🛛 Full Support
 - Partial Support
- × Not Supported





Comparison Between Constraint Solvers

		SV	PyVSC	CRAVE	eUVM
	Language	SV	Python	C++	Dlang
	BDD Solvers	~	×	×	×
2	SAT Solvers	 Image: A start of the start of	×	×	×
sillit	Conditional Constraints	 Image: A start of the start of	×	\bigcirc	×
Ag	Array/Loop Constraints	 Image: A second s	×	<₽*	×
	SV-Like Constraint Syntax	 Image: A set of the set of the	×	×	×
Speed	Native Rand Variables	×	×	×	~
	Compile-time Processing	\bigcirc	×	×	×
	Multicore Solvers	×	×	×	×
	RISCV-DV Port	~		×	~

*CRAVE conditional and array/loop constraints are macro based

Solver Efficacy

- PyGen, the Python port of RISCV-DV, currently generates less than 100 instr/sec
- CRAVE (C++ Library) lags SV by over 10x

Legend

- Full Support
- Partial Support
- × Not Supported







Testbench Parallelism in eUVM



Figure: VIP-Level Parallelism in eUVM



Figure: Sequence Parallelism in eUVM



Figure: Multi-root Configuration in eUVM



Figure: Parallelized Fork-Join





Tracing Testbench Performance in eUVM

- eUVM adds uvm_trace method to UVM
- It works just like uvm_info method, but it additionally prints the Wall-clock Time with the log message



	uvm_	trace log
UVM_TRACE [6.946821] riscv_instr_stream.d(42) @0: uvm_dock.root.uvm_test_top [GEN INSTR]	START	1
UVM_TRACE [13.526620] riscv_instr_stream.d(47) @0: uvm_dock.root.uvm_test_top [GEN INSTR]	END	2







In this Section ...

Why is my Testbench so Slow?

HPC Testbenching with eUVM

RISCV-DV Testbench Optimizations

The Road to Epiphany – A Parallelized RISCV-DV







Prefer Procedural Randomization Over Constraints

- Simple constraints can be replaced with a procedural randomization
- Dlang's algorithms library comes in handy with more complex constraints

	instr-pick.sv
<pre>function riscv_instr_name_t pick_i</pre>	instr(); 1
riscv_instr_name_t instr;	2
<pre>std::randomize(instr) with {</pre>	3
<pre>instr inside {allowed_instrs</pre>	5}; 4
! instr inside {disallowed_i	instrs}; 5
};	6
return instr;	7
endfunction	8

instr-pick	.d
riscv_instr_name_t pick_instr() {	1
<pre>static riscv_instr_name_t[] instrs;</pre>	2
instrs.length = 0;	3
instrs ~=	4
<pre>setDifference(allowed_instrs.sort,</pre>	5
disallowed_instrs.sort);	6
<pre>size_t idx = urandom(0, instrs);</pre>	7
<pre>return instrs[idx];</pre>	8
}	9





Compile-Time Constraint Filtering

- RISCV-DV implements randomization of about 600 instructions
 - Constraints are defined in common templatized base class
 - Constraint that applies to a specific instruction is implemented using a constraint guard

Using Compile-Time Static If

- eUVM enables compile-time filtering of constraints
- Constraint gets defined only for the specific RISC-V instruction it applies to

compr_cst.	sv
<pre>constraint no_hint_illegal_instr_c {</pre>	1
<pre>if (INSTR_NAME == C_JR) {</pre>	2
rs1 != ZERO;	3
}	4
}	5

compr_cst	.d
<pre>static if (INSTR_NAME == C_JR) {</pre>	1
constraint! q{	2
rs1 != ZERO;	3
<pre>} no_hint_illegal_instr_c;</pre>	4
}	5





Avoid Memory Allocation

Why is this Important?

- Memory allocation is a significant run-time cost
- Since memory is shared by all threads, memory allocation is not multicore friendly

Reusing Dynamic Arrays and Queues

- Declaring a dynamic array in a loop (or function) leads to repeated memory allocation/GC cycles
- This can be avoided by declaring the array statically scoped
 - Remember to reset the dynamic array/queue before putting it to reuse

instr-pick.	.d
riscv_instr_name_t pick_rand_instr() {	1
// snip	2
riscv_instr_name_t[] inter_set;	3
	4
inter_set ~= setDifference(setIntersection	5
<pre>(instr_set, include_set, allowed_set),</pre>	6
disallowed_instr[].sort());	7
<pre>idx = urandom(0, inter_set.length);</pre>	8
<pre>return(inter_set[idx]);</pre>	9
}	10





Avoid Memory Allocation

Why is this Important?

- Memory allocation is a significant run-time cost
- Since memory is shared by all threads, memory allocation is not multicore friendly

Reusing Dynamic Arrays and Queues

- Declaring a dynamic array in a loop (or function) leads to repeated memory allocation/GC cycles
- This can be avoided by declaring the array statically scoped
 - Remember to reset the dynamic array/queue before putting it to reuse

instr-pick	k.d
riscv_instr_name_t pick_rand_instr() {	1
// snip	2
<pre>static riscv_instr_name_t[] inter_set;</pre>	3
	4
inter_set ~= setDifference(setIntersection	5
<pre>(instr_set, include_set, allowed_set),</pre>	6
disallowed_instr[].sort());	7
idx = urandom(0, inter_set.length);	8
<pre>return(inter_set[idx]);</pre>	9
}	10





Avoid Memory Allocation

Why is this Important?

- Memory allocation is a significant run-time cost
- Since memory is shared by all threads, memory allocation is not multicore friendly

Reusing Dynamic Arrays and Queues

- Declaring a dynamic array in a loop (or function) leads to repeated memory allocation/GC cycles
- This can be avoided by declaring the array statically scoped
 - Remember to reset the dynamic array/queue before putting it to reuse

instr-pick	k.d
riscv_instr_name_t pick_rand_instr() {	1
// snip	2
<pre>static riscv_instr_name_t[] inter_set;</pre>	3
inter_set.length = 0;	4
<pre>inter_set ~= setDifference(setIntersection</pre>	5
<pre>(instr_set, include_set, allowed_set),</pre>	6
disallowed_instr[].sort());	7
<pre>idx = urandom(0, inter_set.length);</pre>	8
<pre>return(inter_set[idx]);</pre>	9
}	10







Optimizing RISC-V Functional Verification Flow



- In UVM terminology RISCV-DV plays the role of Sequence Generator (Sequencer)
- RISCV-DV writes out an ASM file that needs to be compiled and linked
- SPIKE (a high level C model) plays the role of reference model

RISCV-DV eUVM Port

• Generates a binary dump directly, and thus a monolith high-performance executable









In this Section ...

Why is my Testbench so Slow?

HPC Testbenching with eUVM

RISCV-DV Testbench Optimizations

The Road to Epiphany – A Parallelized RISCV-DV





Analyzing RISCV-DV Performance



	Task	Complexity
1	Generate and randomize a huge dump of random instructions	$\mathcal{O}(n)$
2	Generate and randomize a large number of directed streams*	$\mathcal{O}(n)$
3	Insert multiple Directed Streams into the previously generated dump	$\mathcal{O}(n^2)$
4	Fix jump labels/addresses	$\mathcal{O}(n)$
5	Construct ASM string for every instruction	$\mathcal{O}(n)$

*A directed stream is a set of instructions defining a specific program construct (like a for loop)



Algorithmic Optimizations - Taming Non-Linear Complexity



Lazy Merging

- First create an array of null pointers of the size of the Random Dump
- Pick random locations where the Directed Streams need to be inserted
 - Replace the null pointer at that location with a pointer to the Directed Stream
- A Merged Dump is then created in a single iteration over the Pointer Array







- Create multiple slices of the Random Instruction Dump Lines 3-4
- Spawn a fork for each slice Lines 7-8
- Make every fork stick to a separate thread Line 11

	par_random.d
Fork[] forks;	1
<pre>for (size_t i=0; i!=cfg.par_num_threads; ++i) {</pre>	2
<pre>size_t start_idx = i * instr_count/cfg.par_num_threads; // start of the slice</pre>	3
<pre>size_t end_idx = (i + 1) * instr_count/cfg.par_num_threads; // end of the slice</pre>	4
Fork slice_fork = (size_t start, size_t end) {	5
return fork({	6
<pre>for (size_t i=start; i!=end; ++i)</pre>	7
randomize_instr(instr_list[i], is_debug_program);	8
});	9
<pre>} (start_idx, end_idx);</pre>	10
<pre>slice_fork.set_thread_affinity(i);</pre>	11
forks ~= slice_fork;	12
}	13







- Create multiple slices of the Random Instruction Dump Lines 3-4
- Spawn a fork for each slice Lines 7-8
- Make every fork stick to a separate thread Line 11

	par_random.d
Fork[] forks;	1
<pre>for (size_t i=0; i!=cfg.par_num_threads; ++i) {</pre>	2
<pre>size_t start_idx = i * instr_count/cfg.par_num_threads; // start of the slice</pre>	3
<pre>size_t end_idx = (i + 1) * instr_count/cfg.par_num_threads; // end of the slice</pre>	4
Fork slice_fork = (size_t start, size_t end) {	5
return fork({	6
<pre>for (size_t i=start; i!=end; ++i)</pre>	7
randomize_instr(instr_list[i], is_debug_program);	8
});	9
<pre>} (start_idx, end_idx);</pre>	10
<pre>slice_fork.set_thread_affinity(i);</pre>	11
forks ~= slice_fork;	12
}	13







- Create multiple slices of the Random Instruction Dump Lines 3-4
- Spawn a fork for each slice Lines 7-8
- Make every fork stick to a separate thread Line 11

	par_random.d
Fork[] forks;	1
<pre>for (size_t i=0; i!=cfg.par_num_threads; ++i) {</pre>	2
<pre>size_t start_idx = i * instr_count/cfg.par_num_threads; // start of the slice</pre>	3
<pre>size_t end_idx = (i + 1) * instr_count/cfg.par_num_threads; // end of the slice</pre>	4
Fork slice_fork = (size_t start, size_t end) {	5
return fork({	6
<pre>for (size_t i=start; i!=end; ++i)</pre>	7
randomize_instr(instr_list[i], is_debug_program);	8
});	9
<pre>} (start_idx, end_idx);</pre>	10
<pre>slice_fork.set_thread_affinity(i);</pre>	11
forks ~= slice_fork;	12
}	13







- Create multiple slices of the Random Instruction Dump Lines 3-4
- Spawn a fork for each slice Lines 7-8
- Make every fork stick to a separate thread Line 11

	par_random.d
Fork[] forks;	1
<pre>for (size_t i=0; i!=cfg.par_num_threads; ++i) {</pre>	2
<pre>size_t start_idx = i * instr_count/cfg.par_num_threads; // start of the slice</pre>	3
<pre>size_t end_idx = (i + 1) * instr_count/cfg.par_num_threads; // end of the slice</pre>	4
Fork slice_fork = (size_t start, size_t end) {	5
return fork({	6
<pre>for (size_t i=start; i!=end; ++i)</pre>	7
randomize_instr(instr_list[i], is_debug_program);	8
});	9
<pre>} (start_idx, end_idx);</pre>	10
<pre>slice_fork.set_thread_affinity(i);</pre>	11
forks ~= slice_fork;	12
}	13







- Determine the number of Directed Streams in a given category Line 4
- Spawn a fork to generate the Directed Streams of the given category Lines 7-8
- Stick every fork to a separate thread Line 11

```
Fork[] forks;
foreach (stream_name, ratio; directed_instr_stream_ratio) { // directed stream categories 2
uint stream_idx = 0;
uint insert_cnt = original_instr_cnt * ratio/1000; // number of directed streams 4
Fork dir_fork = (string name, uint ratio, uint idx, uint cnt) {
return fork({
generate_directed_instr_stream_idx(hart, label, orig_instr_cnt, kernel_mode,
name, ratio, instr_stream, idx, cnt); }
});
} (stream_name, ratio, stream_idx, insert_cnt); 10
dir_fork.set_thread_affinity(forks.length); 11
stream_idx += insert_cnt; 12
forks ~= dir_fork; 13
}
```





- Determine the number of Directed Streams in a given category Line 4
- Spawn a fork to generate the Directed Streams of the given category Lines 7-8
- Stick every fork to a separate thread Line 11

```
Fork[] forks;
foreach (stream_name, ratio; directed_instr_stream_ratio) { // directed stream categories 1
uint stream_idx = 0;
uint insert_cnt = original_instr_cnt * ratio/1000; // number of directed streams 4
Fork dir_fork = (string name, uint ratio, uint idx, uint cnt) { 5
return fork({ 6
generate_directed_instr_stream_idx(hart, label, orig_instr_cnt, kernel_mode,
name, ratio, instr_stream, idx, cnt); 8
});
} (stream_name, ratio, stream_idx, insert_cnt); 10
dir_fork.set_thread_affinity(forks.length); 11
stream_idx += insert_cnt; 12
forks ~= dir_fork; 13
}
```





- Determine the number of Directed Streams in a given category Line 4
- Spawn a fork to generate the Directed Streams of the given category Lines 7-8
- Stick every fork to a separate thread Line 11

	par_directed.d
Fork[] forks;	1
<pre>foreach (stream_name, ratio; directed_instr_stream_ratio) { // directed stream categories</pre>	2
uint stream_idx = 0;	3
<pre>uint insert_cnt = original_instr_cnt * ratio/1000; // number of directed streams</pre>	4
Fork dir_fork = (string name, uint ratio, uint idx, uint cnt) {	5
return fork({	6
generate_directed_instr_stream_idx(hart, label, orig_instr_cnt, kernel_mode,	7
name, ratio, instr_stream, <mark>idx, cnt</mark>);	8
});	9
<pre>} (stream_name, ratio, stream_idx, insert_cnt);</pre>	10
dir_fork.set_thread_affinity(forks.length);	11
<pre>stream_idx += insert_cnt;</pre>	12
forks ~= dir_fork;	13
}	14





- Determine the number of Directed Streams in a given category Line 4
- Spawn a fork to generate the Directed Streams of the given category Lines 7-8
- Stick every fork to a separate thread Line 11

	par_directed.d
Fork[] forks;	1
<pre>foreach (stream_name, ratio; directed_instr_stream_ratio) { // directed stream categories</pre>	2
uint stream_idx = 0;	3
<pre>uint insert_cnt = original_instr_cnt * ratio/1000; // number of directed streams</pre>	4
Fork dir_fork = (string name, uint ratio, uint idx, uint cnt) {	5
return fork({	6
generate_directed_instr_stream_idx(hart, label, orig_instr_cnt, kernel_mode,	7
name, ratio, instr_stream, <mark>idx</mark> , <mark>cnt</mark>);	8
});	9
} (stream_name, ratio, <pre>stream_idx, insert_cnt);</pre>	10
dir_fork.set_thread_affinity(forks.length);	11
<pre>stream_idx += insert_cnt;</pre>	12
forks ~= dir_fork;	13
}	14







Results and Conclusions

(All timing values in seconds)						
	Instr Count	Thread Count	Execution Time	Performance	RAM Usage	
	10,000,000	1	57.86	1.00x	4.9 GB	
	10,000,000	2	31.22	1.85x	4.9 GB	
	10,000,000	4	18.03	3.21x	5.0 GB	
	10,000,000	8	10.35	5.59x	5.0 GB	
	10,000,000	16	5.53	10.46x	5.0 GB	
	10,000,000	32	4.23	13.68x	5.0 GB	

Performance Improvements for a 10 million instruction RISCV-DV test





- Running multiple simulations is not the most optimized way to utilize a multicore server
- If you are running a multicore RTL simulation, a single-threaded testbench becomes a bottleneck

The Memory Wall Perspective

- Modern CPUs (eg Apple M1) integrate a limited on-chip RAM
 - External RAM access is slow and power hungry

- In a co-emulation setup, multiple CPU cores share a single FPGA core
 - The DuT gets mapped to the FPGA
 - A multicore-parallelized testbench is the best suited speedup scenario



- Running multiple simulations is not the most optimized way to utilize a multicore server
- If you are running a multicore RTL simulation, a single-threaded testbench becomes a bottleneck

The Memory Wall Perspective

- Modern CPUs (eg Apple M1) integrate a limited on-chip RAM
 - External RAM access is slow and power hungry

- In a co-emulation setup, multiple CPU cores share a single FPGA core
 - The DuT gets mapped to the FPGA
 - A multicore-parallelized testbench is the best suited speedup scenario





- Running multiple simulations is not the most optimized way to utilize a multicore server
- If you are running a multicore RTL simulation, a single-threaded testbench becomes a bottleneck

The Memory Wall Perspective

- Modern CPUs (eg Apple M1) integrate a limited on-chip RAM
 - External RAM access is slow and power hungry

- In a co-emulation setup, multiple CPU cores share a single FPGA core
 - The DuT gets mapped to the FPGA
 - A multicore-parallelized testbench is the best suited speedup scenario



- Running multiple simulations is not the most optimized way to utilize a multicore server
- If you are running a multicore RTL simulation, a single-threaded testbench becomes a bottleneck

The Memory Wall Perspective

- Modern CPUs (eg Apple M1) integrate a limited on-chip RAM
 - External RAM access is slow and power hungry

- In a co-emulation setup, multiple CPU cores share a single FPGA core
 - The DuT gets mapped to the FPGA
 - A multicore-parallelized testbench is the best suited speedup scenario



EUVM https://github.com/coverify/euvm RISCV DV https://github.com/coverify/riscv_dv









Questions?





