2023 DESIGN AND VERIFICATION M DVCCONFERENCE AND EXHIBITION

UNITED STATES

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

Take AIM! Introducing the Analog Information Model



N

Chuck McClish

Microchip Technology Inc.



Motivation for Methodology

- SystemVerilog User Defined Nettypes (UDNs) have drawbacks:
 - Unable to connect dissimilar types
 - Unable to handle current calculations within the resolution function
 - No support for specify blocks
 - Vendor specific AMS cosimulation setup
 - Developing power aware models using UDNs and UPF are cumbersome
- The Analog Information Model (or AIM) provides a solution to these issues, while making modeling easier





AIM Nodes and Connectors

- AIM nodes used as endpoints
 - Properties and methods
- AIM connectors used as tran gates to connect 2 nets together
 - Embedded 'en' variable can be driven to connect/disconnect
- Different flavors of nodes and connectors based on net type

module aim node import aim pkg::*; (inout wire net); // Properties bit is ok; real voltage; real current: resistance: real node t node type; //From aim pkg // Methods (psuedo code prototype declarations) task automatic set voltage(real v); task automatic set current(real v); task automatic set resistance(real v); task automatic set node type(node t node type);

```
module aim_connector import aim_pkg::*; (inout wire a, inout wire b);
wire (weak0,weak1) en = 1;
tranif1 (a, b, en);
endmodule
```

endmodule

module aim_upf_in_node import UPF::*; (input UPF::supply_net_type net); endmodule

```
module aim_upf_out_node import UPF::*; (output UPF::supply_net_type net);
endmodule
```

module aim_upf_in_connector import UPF::*; (input UPF::supply_net_type a, output wire b); endmodule

module aim_upf_out_connector import UPF::*; (input wire a, output UPF::supply_net_type b); endmodule

SYSTEMS INITIATIVE



AIM System Usage



module supply_pad import UPF::*; (input wire en, output UPF::supply_net_type vout); aim upf out node vout if (.net(vout)); alwavs @* if (en) vout if.set voltage(1.8); vout if.set voltage(0.0); else endmodule module vref import UPF::*; (input wire en, output wire vref out); aim node vref out if (.net(vref out)); always @* if (en) vref out if.set voltage(0.8); vref out if.set voltage(0.0); else endmodule module mux import UPF::*; (input wire sel, UPF::supply net type vdd, input input wire vref, output wire dac vref): aim upf in connector (.a (vdd), .b (dac vref)); aim connector (.a (vref), .b (dac vref)); always @* begin aim upf in connector.en = ~sel; aim upf in connector.en = sel; end endmodule module dac import UPF::*; (input wire en. UPF::supply net type vdd, input input wire dac vref, output wire dac out); aim upf in node vdd if (.net(vdd)); aim node dac vref if (.net(dac vref)); aim node dac out if (.net(dac out)); always @* if (en & (vdd_if.voltage > 1.0) & (dac_vref_if.voltage > 0.75)) dac_out_if.set_voltage(0.8); // Drive the DAC output else dac ou ift.set voltage(0.0);

endmodule





Under the Hood

- AIM nodes and connectors contain AIM objects and an AIM configuration object
- The aim_nodes array used to register AIM class objects on creation using their %m path
- AIM configuration object stores valid range properties
 - check_ok method is called at end of value resolution



```
// Inside the aim_node module
aim_cfg_c cfg = new($sformatf("%m"));
function automatic bit check_ok();
check_ok = 0;
if (!(voltage inside {[cfg.min_voltage:cfg.max_voltage]})) return 1;
if (!(current inside {[cfg.min_current:cfg.max_current]})) return 1;
endfunction
```

// Inside of a model using the node 'is_ok' properties to enable the block
assign model_en = enable & vdd_node.is_ok & vss_node.is_ok & vref_node.is_ok;







Value Resolution

- Our systems always contained a common set of node types
 - Voltage/current sources, resistive loads, and switches
 - These defined as V_SOURCE, I_SOURCE, LOAD, and SWITCH respectively
- All nodes modeled in parallel sharing common ground



INITED STA



Value Resolution

- All switches resolved
- Utilize Millman's theorem to simplify and solve load voltage
 - Converts parallel network to Thevenin equivalent voltage source with load resistance







Value Resolution

• Use load voltage and resistance to solve branch currents







Dealing with Mixed Signal Ports

- Typically encountered with mixed signal pads
- An AIM node is connected to the PAD port in the testbench to handled analog traffic
- Digital signals connect to the PAD wire directly
 - Timing annotation using specify blocks works without modification



SYSTEMS INITIATIVE



Enhanced UPF Simulation

- Value resolution is handled by AIM
 - Input UPF ports use state and voltage in the resolution
 - Output UPF ports are driven with the resolved value
- UPF net connections through AIM provide current information
- AIM supports digital load modeling

dig.sv	always if (! // else //	0(en) en) in reset running
dig_load.sv		
<pre>UPF::supply_net_type vdd; aim_upf_in_node node(vdd); always @(dig.en) if (!en) node.resistance = 10e6; else</pre>		
<pre>bind dig dig_load load();</pre>		

top.upf

connect_supply_net VDD -ports top/dig_0/load/vdd
connect_supply_net VDD -ports top/ana_0/vreg/vdd_out





AMS Support

- During AMS, AIM nodes and connectors instantiate a node and connector V-AMS instance
- The AIM resolution object only updates voltage, current, and resistance properties
 - Utilizes the cosimulation engine to perform value resolution
- V-AMS instances model the node_type in an analog block

EMS INITIATIVE







AMS Example

- Existing designs mostly stay the same
 - AIM nodes and connectors enable instantiation of V-AMS instances with `ifdef statements
 - The only difference is spice blocks must be in a wrapper to enable instantiation of AIM nodes







Summary

- Useful level of abstraction for modeling analog behavior
- VIR value resolution class
- Enhanced power aware simulation capabilities
- Plug-n-play cosimulation support
- Questions?



