#### 2025 DESIGN AND VERIFICATION M DVC DDV CONFERENCE AND EXHIBITION

#### UNITED STATES

SAN JOSE, CA, USA FEBRUARY 24-27, 2025

Introduction of IEEE 1801-2024 (UPF4.0) improvements for the specification and verification of low-power John Decker, Daniel Cross – Cadence Design Systems

Amit Srivastava – Synopsys Lakshmanan Balasubramanian - Texas Instruments



# Agenda

- Introduction
- Interconnect between UPF supplies and arbitrary HDL types
- Improvements in successive refinement and refinable macros
- Overview of Retention Changes
- Virtual Supply and Virtual Equivalence
- General Updates
- Beyond 4.0
- Q/A



# Introductions/Acknowledgements



- : 1801 WG Chair Cadence Design Systems
- Amit Srivastava : 1801 WG Vice-Chair Synopsys
- Daniel Cross : Cadence Design Systems
- Contributors

John Decker

- Lakshmanan Balasubramanian : 1801 WG secretary, Texas Instruments
- Marcelo Glusman Cadence, Paul Bailey Nordic Semiconductor,
- Rick Koster Siemens EDA, Progyna Khondkar Cadence
- Special thanks to the 1801 WG
  - Over 40 members representing 16 companies
  - Former members John Biggs(previous Chair), Phil Giangarra, David Cheng
- Thanks to IEEE Standards Association and Accellera
  - This presentation solely represents the views of the author(s), and does not necessarily represent a position of either the IEEE P1801 Working Group, the IEEE Design Automation Standards Committee, IEEE or the IEEE Standards Association.
  - Design Automation Standards Committee of the IEEE Computer Society, "IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems", IEEE Std. 1801<sup>TM</sup>-2024







# Unified Power Format (UPF)

IEEE Standard for expressing
 Power Intent


4

- To define power architecture and power management control
- To minimize power consumption
- Enables a consistent representation of power intent across all aspects of the design and verification flow
- Enables early verification of power intent
- An Evolving Standard
  - 6 versions of UPF over ~18 years
  - Donations from Accellera UPF1.0 and Si2 CPF 2.0 and 2.1
  - 1801-2024 had contributions from more than 20 chip design and EDA companies

- Based upon Tcl
  - Tcl syntax and semantics
- And HDLs
  - SystemVerilog, VHDL, SystemC
- For Verification
  - Simulation, Emulation, Static/Formal
- For Implementation
  - Synthesis, DFT, P&R, etc.
- And for System Level Power Modeling
  - Abstract power models with power\_expr



#### Evolution of the Standard





### UPF 4.0 – Major Goals

- Enable low power simulation with mixed-signal features like real number modeling
- Enable accurate modeling of Retention
- Enhance IP design reuse with refinable macros
- Improve successive refinement flow
- Address over 200 Mantis items tracking improvement requests.
  - Enable Virtual Supplies
  - Updates/Clarifications to semantics
  - Ease-of-use features



#### Summary of Change Topics

- New Concepts
  - Refinable Macro
  - Implementation UPF
  - Virtual nets/ports/sets/equivalence
  - Tunneling
  - Connections to real (VCM)
- Major Updates
  - Power distribution section 4.5.1
  - Simulation of state retention (9.7)
  - Annex I VCM usage examples
  - Supply equivalence
- Clarifications (partial list)
  - Major improvements to Definitions
  - Resolved elements list
  - Literal supply
- Open SA repository

- Precedence
  - SPA, retention, composite types, Macros
- Naming Related
  - Rooted vs Simple name clarifications
  - Escaped naming styles
  - Generate block delimiter
  - Library name (5.3.3.2)
- Complete update of Annex E (example)
- Command Updates
  - set\_port\_attributes -is\_analog allowed on instance pins
  - set\_port\_attributes -feedthrough improvements
  - set\_design\_attributes with no object creates a "UPF" wide attribute
  - set\_repeater -repeater\_supply mandatory



#### Command/Option Change Summary

#### **New Options**

set\_isolation -async\_set\_reset -async\_clamp\_value

connect\_supply\_net -vcm -tunneling

set\_port\_attribute -is\_refinable\_macro -async\_clamp\_value

load\_upf -implementation

define\_power\_model –update -implementation -complete

create\_supply\_net -virtual

create\_supply\_port -virtual

create\_supply\_set -virtual

find\_objects -expand\_to\_bits



#### **New Commands**

create\_vcm

create\_upf\_library

load\_upf\_library

use\_upf\_library

map\_retention\_clamp\_cell

create\_abstract\_power\_source

#### Legacy/Deprecated

create\_supply\_net -reuse -domain

create\_power\_switch -domain

create\_supply\_port -domain

set\_port\_attribute -sink\_off\_clamp -source\_off\_clamp

create\_upf2hdl\_vct

create\_hdl2upf\_vct

set\_retention\_elements -transitive

set\_retention —save\_condition -restore\_condition —retention\_condition



# Where to get the IEEE 1801-2024 Spec

- 1801-2024 spec is available from the <u>IEEE GET program</u>
- IEEE SA open repository
  - Select examples and packages from the 1801-2024 specification
  - Planned community space to provide comments, advice, additional examples
  - Available at: <u>https://opensource.ieee.org/upf</u>









SAN JOSE, CA, USA FEBRUARY 24-27, 2025

# New feature for UPF 4.0: interconnect between UPF supplies and arbitrary HDL types

Daniel Cross – Cadence Design Systems



# Motivation for adding to the standard

- An increasing number of designs are mixed signal in nature and have significant analog and mixed signal content
- Co-verification of analog and mixed signal design elements with purely digital components has increased in importance
- Analog and digital portions of designs increasingly share power supplies
- Use of Real Number Modeling (RNM) to represent analog functions for verification has proliferated
- Synchronization of analog and UPF representations of the power supply network has become critical





#### New concepts

#### VCM – Value Conversion Method

extends and enhances VCT (Value Conversion Table)

#### • Tunneling

allows analog connections to be made via UPF

#### • UPF Library

helps avoid name collisions between otherwise global objects

#### • Automatic VCM selection by nettype and data type

allows successive refinement by supporting multiple representations with a single UPF



# VCMs

- VCMs provide a richer and more flexible mechanism to translate between UPF supply nets and HDL
  - Improved simple table conversions vs VCT
  - Enable advanced conversions of more complex types by using user defined Modules and Functions
  - Ability to contain a list of other VCMs to enable automated type conversions
- VCTs are now legacy
  - Their functionality is a subset of VCMs
  - As legacy they continue to work but 1801 encourages migration
- Examples of each type provided at end of this presentation

#### Syntax:

create\_vcm VCM\_NAME


#### And one of the following option sets:

- -table {{from\_value to\_value}\*}
   -hdl\_type {<vhdl | sv> [HDL\_typename]}
   -conversion\_direction <hdl2upf | upf2hdl>
   -field field\_name
- -function hdl\_package::function\_name
- -model module\_name
  -parameters {{param\_name param\_value }\*}
- -vcms ext\_vcm\_list





# Example Situation in which to use VCMs




connect\_supply\_net VDDA -ports {xA1/VOUT xD1/VDD xD2/VDD} \
 -vcm myVCM1

- In addition to single-bit logic, the VCM allows connecting UPF supply nets to:
  - integer
  - enum
  - real
  - User-Defined Nettype (UDN)
  - UDN with struct
  - record
- Only UPF supply nets (not logic nets or supply sets) can be connected with these methods.



#### Tunneling

- Tunneling allows a connection between same type of HDL net to preserve the full extent of that type
  - Normal UPF conversions result in loss of information because the UPF supply type only has an integer voltage and supply\_state
  - The HDL type may contain a richer set of values that the load HDL model may take advantage of





#### VCMs and HDL Tunneling Paper

#### Applications of Supply Tunneling in Unified Power Format 4.0 for Mixed Signal Design

Abstract- A new UPF HDL supply tunneling concept was introduced in IEEE 1801-2024. It allows power supply networks defined in IEEE 1801 to be represented in simulation by HDL-native nettypes, which can carry more power supply information than the UPF supply net. Applications and limitations of UPF HDL supply tunneling are presented, including situations in which UPF HDL supply tunneling is not supported. Design examples and figures with sample UPF code support the discussion. New features of IEEE 1801-2024 that help the user control tunneling behavior are shown.

#### I. INTRODUCTION

Within the recent IEEE 1801-2024 standard [1] (henceforth termed Unified Power Format (UPF) 4.0 in this writing), the new concept of HDL supply *tunneling* was introduced. Tunneling of HDL (Hardware Description Language) supply nets allows for simulation of supply nets using analog representations even though those supply nets were declared as part of the power intent in a UPF file.

UPF HDL supply tunneling supports a design flow in which analog functional "islands" are embedded in a top level design netlist constructed in an HDL language such as SystemVerilog. This flow is to be contrasted with a flow in which all of the analog design is collected into a single partition, with its netlist governed generally by a schematic drawn in a graphic tool, including the supply network. With the analog island flow, the supply network can be defined in UPF as is typical in all-digital design flows.

The UPF 4.0 standard also introduces Value Conversion Methods (VCMs) that replace and expand the concept of Value Conversion Tables (VCTs). VCMs govern the interaction between Analog representations of supply nets in HDL and UPF-defined supply nets (which are usually represented by the UPF supply net type). Analog representations of nets – such as custom User Defined Nettypes (UDNs) in SystemVerilog – are generally more expressive than the UPF supply net type, which has only supply net state and voltage components. Thus, an analog supply connection through the UPF supply network would potentially lose valuable signal information. The concept of UPF HDL supply tunneling was introduced to eliminate this loss of information.

Tuesday Session 1 Low Power UPF Paper 1127

Monterey Carmel 9 am



continued



# UPF Library

- The UPF library was introduced to provide a way to avoid name collisions between VCM definitions, which are otherwise global in scope.
  - Using a UPF library, a third-party design contribution (Intellectual Property or IP) can define VCMs for use in simulating the IP, without risking name collisions with VCMs defined for the SoC or other IPs.
- New commands which support UPF library use:

```
create_upf_library upf_library_name \
    -contents { \
        upf commands \
    }
use_upf_library upf_library_name
```

```
load_upf_library upf_library_file
```





# Automatic Selection of VCM by net/data type

- Motivation:
  - UPF supply nets may connect to multiple HDL types
  - The –vcms option allows the specification of a list of VCM's
  - Tools can choose the matching VCM based on the HDL type and do the proper conversion

```
create_vcm vcm_bundle \
  -vcms {sv_logic2upf sv_real2upf sv_udn2upf}
```





#### Commands and Option Changes

- New Commands and options
  - create\_vcm
  - create\_supply\_net -tunneling
  - connect\_supply\_net -vcm
  - create\_upf\_library
  - use\_upf\_library
  - load\_upf\_library
- Legacy Commands and options
  - The commands create\_hdl2upf\_vct and create\_upf2hdl\_vct are legacy.
    - They can still be supported alongside VCMs by redirecting calls to these commands to create\_vcm, supplying the necessary -conversion\_direction
  - The -vct option in connect\_supply\_net is also legacy.
    - Tools may continue to support vct



### Table VCM Examples

• Consider a SystemVerilog package with a UDN defined as follows:

 A VCM that maps values on a HDL port of type Ido\_supply\_net can be declared as follows:



20



#### Function VCM Example

```
package myVCM pkg;
  import UPF::*;
  import ldo net pkg::*;
   function automatic upfSupplyTypeT func h2u snap (ldo struct t hdl in);
     upfSupplyTypeT
                      upf out;
     upf out.voltage = 0;
     upf out.state
                        = UNDETERMINED;
     if (hdl in.volts <= 0.2) begin
              upf out.voltage = 0;
              upf out.state
                             = OFF;
     end
     else if ((hdl in.volts > 0.2)
           && (hdl in.volts <= 0.9)) begin
              upf out.voltage = 0.9;
              upf out.state = FULL ON;
     end
           . . .
     return upf out;
  endfunction
endpackage
```

# Using the package in UPF
create\_vcm LDONET2UPF\_function \
 -function myVCM\_pkg::func\_h2u\_snap



#### Model VCM Example

| <pre>import UPF::*; import ldo_net_pkg::*;<br/>module snap volt_vcm #(</pre> |                       |                                  |  |                    |
|--|-----------------------|----------------------------------|--|--------------------|
| );   | input<br>output       | ldo_supply_net<br>upfSupplyTypeT |  | hdl_in,<br>upf_out |
| always @<br>begin<br>end<br>endmodule  | (hdl_in.volts)<br>· · |                                  |  |                    |

create\_vcm LDONET2UPF\_module \
 -model my\_module\_lib.snap\_volt\_vcm \
 -parameters { \
 {ov\_threshold 5.0} \
 {hi\_snap\_volts 1.5} \
 {hi\_threshold 1.4} \
 {on\_snap\_volts 1.0} \
 {on\_threshold 0.5} }





# Advantages of Functions over Modules

#### • Functions are less resource intensive.

- They exist for one event and then disappear
- Modules are instantiated in the netlist, and exist for the entire simulation, occupying memory even when nothing happens to them

#### • Functions can be imported from other languages (e.g. C++)

• Modules must be HDL



## Advantages of Modules over Functions

- Modules can be easily parameterized
  - One module description can be used as the basis for many VCMs (using create\_vcm –parameters)
- Modules can model time delay effects
  - Since they are static objects, they can respond to stimuli over several event times
  - More complex behaviors can be modeled





#### List VCM Example

create\_vcm vcm\_bundle  $\$ 

-vcms {sv\_logic2upf sv\_real2upf sv\_udn2upf}

- You can include VCMs for both directions in a list, as long as the ports you connect with it are input or output (but not inout).
- You can only include one VCM with a given HDL type and direction in the list.
- All of the VCMs in the list have to be previously defined with a create\_vcm command.
- The list can be a mix of table VCMs, function VCMs, module VCMs, or even other list VCMs.
- Use the name of the list VCM when you make UPF supply net connections to HDL ports.





# Making Connections with VCMs

- Apply your VCMs to make connections between HDL ports and UPF supply nets by using the connect\_supply\_net command with a new option: -vcm
- For example:

```
connect_supply_net vdd -ports {u1/vdd_1v0} -vcm vcm_bundle
```

- Some things to be aware of:
  - Expect an error if the VCM you specify does not match the HDL type and port direction you are connecting to. If you specify a list, then exactly one of the VCMs in the list has to match.
  - If any ports listed in -ports {} are UPF supply ports (and therefore do not need conversion), -vcm will be ignored for those ports.
  - You can also use connect\_supply\_net with -pg\_type to connect to many ports with the same pg\_type.





#### 2025 DESIGN AND VERIFICATION M DVC DDVC CONFERENCE AND EXHIBITION

#### UNITED STATES

SAN JOSE, CA, USA FEBRUARY 24-27, 2025

# Refinable Macros and Terminal Boundaries in UPF 4.0: Empowering Soft IPs of the Future




# Refinable Macros in UPF 4.0

Empowering Soft IPs(SIP) of the Future

- Enabling Non-Intrusive Refinements in Bottom-up Verification Flows
- Presenter
  - Amit Srivastava

#### • Agenda


- Why we need Refinable Macros
- How they differ from Soft Macros
- Marking IPs as Refinable Macro
- Refinable Macro in Action





# Motivation: Challenges with SIPs in Bottom-Up Verification


- Standalone UPF Verification
- Higher-Level Implementation Requires Power Intent **Updates**
- Intrusive Methods Risk Invalidating Power Intent
- Need a methodology
  - Safe Changes
  - No Re-verification





# Why Soft Macros Fall Short for Bottom-Up Verification

- Rigid Implementation Boundaries
  - Suitable for Bottom-Up Implementation Flows
- No Room for Non-Intrusive Refinements
- Forces Intrusive Edits and Re-Validation
- Lacks System-Level
   Optimization








# Refinable Macros in UPF 4.0

- Ideal for Bottom-Up Verification
- Refinable Terminal Boundaries
- Non-Intrusive Power Intent Updates
- Verification Integrity Preserved
- Enables System-Level Optimization








### Marking IPs as Refinable Macros

- Simple UPF Attribute
  - IP or External Marking
- Override to Soft Macro if Needed
- Non-Intrusive Terminal Boundary
- Retains IP Verification










# Implementation UPF & load\_upf -implementation

- Safe Refinements via Allowed Commands and options
  - UPF 4.0 defines allowed commands
- -implementation Enforces
   Correct-by-Construct UPF
  - EDA Tools Enforce Compliance
- No Alteration of Original IP UPF
- Preserves Verification Integrity

# SoC UPF
load\_upf ip\_impl.upf \
 -scope myIP \
 -implementation

# ip\_impl.upf
set\_isolation PGD\_to\_AON \
 -domain PGD \
 -location parent
 -update












# Practical Example: Refinable Macros in Action



# Conclusion & Key Takeaways

- UPF 4.0 Bridges SIP Verification Gaps
- Refinable Macros Enable Non-Intrusive Updates
- Implementation UPF Ensures Correct-by-Construct
- Preserves Verification Integrity, Saves Time
- Join Our Paper Session





#### 2025 DESIGN AND VERIFICATION<sup>™</sup> DVCDDN CONFERENCE AND EXHIBITION

#### **UNITED STATES**


SAN JOSE, CA, USA FEBRUARY 24-27, 2025

## Retention Modeling in UPF 4.0



## Future Proofing Retention in UPF 4.0

- Future Proofing Power Intent Specification through UPF 4.0 for Evolving Advanced State Retention Strategies
- Primary Author
  - Lakshmanan Balasubramanian
- Agenda
  - Why retention semantics were updated
  - What is new in UPF 4.0
  - Examples enabled by new changes






#### Motivation


- Advances in state retention cell design have exposed limitations in earlier versions of the UPF LRM
- Enhancements needed to model the more complex clock, setup, retention relationships provided by these new technologies
- Improved modeling will catch issues early in the design cycle
- 4.0 improvements were designed to be forward looking and provide a flexible platform that can adjust to future requirements



## Retention Overview of changes

- Existing set\_retention conditions were expanded and redefined to be more accurate
- Ability to specify how set/reset will affect the behaviors









#### 4.0 new retention options


| 4.0 set_retention           |   |
|-----------------------------|---|
| -restore_event_condition    | gates the restore event from triggering the restore operation of the register. The register is restored when the restore event occurs and the <b>-restore_event_condition</b> is <i>True</i> .  |
| -save_event_condition       | gates the save event, defining the save behavior of the register. The register contents are saved when the save event occurs and the - <b>save_event_condition</b> is True.   |
| -retention_period_condition | -restore_period_condition also gates the restore operation. The restore operation<br>occurs continuously during the entire restore period. The restore_period_condition<br>shall be TRUE throughout the entire restore period;  |
| -powerdown_period_condition | defines the conditions under which the retained value is maintained when the domain power is OFF. If the <b>-powerdown_period_condition</b> is specified, it shall evaluate to TRUE the entire time that the domain's primary power is OFF for the value of the state element to be retained. |
| -async_set_reset_effect     | specifies how the set/reset signals affect the value of the retained element and the output during the restore period (ignored, reset retained value and output, reset only the output value)   |





#### Retention Waveform Example


- 4.0 clearly defines the periods of the full retention cycle
- Each period can have an independent set of requirements relative to clock, reset, and other design signals
- Overcomes limits and ambiguities in previous versions







#### Async\_set\_reset\_effect







# Additional Changes for retention

- Improved definition of UPF\_GENERIC CLOCK
- Allow UPF\_GENERIC\_CLOCK and UPF\_GENERIC\_ASYNC\_SET\_RESET to be used in all conditions
- 9.7 simulation of retention section overhauled
  - Greatly enhanced examples with detailed waveforms for most common retention types





#### Agenda

- Introduction
- Interconnect between UPF supplies and arbitrary HDL types
- Improvements in successive refinement and refinable macros
- Overview of Retention Changes
- Virtual Supply and Virtual Equivalence
- General Updates
- Beyond 4.0
- Q/A



# Virtual Supplies & Equivalence

- Motivation
  - Pre-4.0, no way to model a supply net that did not physically exist in the design
    - No way to create driver/receiver supply to model external supplies
    - Required use of power models to create internal supplies for macros and use them in power states and strategy filters
  - Many tools already have ad-hoc methods to address these
- Solution
  - Define virtual supply nets, ports and supply\_sets
    - Supply nets/ports/sets that are virtual have no physical implementation
    - Can be used in add power state, connect\_supply\_net, source/sink filtering, etc
    - Have the same simulation semantics as non-virtual supplies
    - New concept of virtually equivalent general concept is the same as electrically equivalent but without interchangeability





# Virtual Supplies, Supply Sets and Ports

- Virtual supplies allow
  - designers to describe supplies that are not physically connected to the block
  - virtual connections between internal supplies of macros to setup equivalence
  - specification of driver and receiver supply of ports and macro pins to enable –source/-sink filtering
  - power states to be easily defined for cases where there is no physical supply net
- Virtual supply restrictions
  - They cannot be used to power any active logic in the design:
  - Cannot be a primary supply of a domain, can not be used as the supply for any strategy
  - They cannot be written out in the physical design outputs
  - Connection of supply subnets does not create interchangeability


#### • Syntax changes

```
create_supply_net -virtual
create_supply_port -virtual
create_supply_set -virtual
```



# Case1: Virtual Supply used to model functionally equivalent supplies

- Motivation: Simplify the power state and LS/ISO strategies for macros
- Methodology
  - The internal supply (VDDI) pins are connected with a virtual supply net making them virtually equivalent
  - Allows creation of virtual supply sets that can be used for power states and –source/-sink iso/LS rules
  - Implementation tools are forbidden from using a virtual net to power logic
  - Implementation tools will not write these virtual connections into the output Verilog





#### Virtual Supply UPF code

# Create the virtual supply net and virtual supply set create\_supply\_net VDDI\_virtual -virtual -resolve parallel create\_supply\_set SS1\_virtual -function {power VDDI\_virtual} -function {ground VSS} -virtual

An internal pin, virtual connection - no physical connection #connect the virtual supply net to each memory's internal supply pin VVDDI connect supply net VDDI virtual -ports { MEM1/VDDI .... MEMN/VDDI}

# A single supply level power state instead of one per MEM block add\_power\_state SS1\_virtual -supply \ -state {OFF -supply expr {power == OFF}} \

Virtual supplies can have states specified in same way as physical

-state {ON -supply\_expr { power == {FULL\_ON} && ground == FULL\_ON} }

# The logic expression has a single term, instead of one term per MEM block add\_power\_state PD1 -domain -state {ON -logic\_expr {SS1\_virtual == ON}}


Virtual supplies can be used as source/sink for ISO/LS strategies

# A single set\_isolation covers any output driven by any of the connected MEM blocks set\_isolation ISO1 -domain PD1 -source SS1\_virtual -applies\_to outputs





#### Case2 : Virtual supply to model external supplies



create\_supply\_net VDD2\_virtual -virtual create\_supply\_set SS2\_virtual -virtual -function {power VDD2\_virtual} -function {ground VSS}

set\_port\_attribute -ports B
 -driver\_supply SS2\_virtual

set\_isolation iso1 -domain PD1
 -source SS2\_virtual
 -applies\_to inputs




# Virtual Equivalence

- Prior to 4.0, any supply nets connected to each other were electrically equivalent
  - Subnet equivalent any drivers on any of the connected supply nets had to be treated as one net and had to be resolved in simulation
  - The nets were interchangeable: The nets could be used interchangeably including in physical design.
- Virtual Nets are not real connections, they are not interchangeable
- Virtual Equivalence
  - Keeps the subnet equivalence for simulation, but does not include interchangeability
  - Affects transitive properties
    - A(real) connects to B(real), and B(real) connects to C(real); Then A and C are electrically equiv
    - A(real) connects to B(virtual) and B(virtual) connects to C(real); then A and C are only virtually equiv and are non-interchangeable





## Understanding Equivalence







#### Agenda

- Introduction
- Interconnect between UPF supplies and arbitrary HDL types
- Improvements in successive refinement and refinable macros
- Overview of Retention Changes
- Virtual Supply and Virtual Equivalence
- General Updates
- Beyond 4.0
- Q/A




#### Details on select topics

- Support for set/reset on Latch Isolation
- map\_retention\_clamp\_cell
- find\_objects -expand\_to\_bits
- Precedence Updates
- set\_port\_attributes -feedthrough
- Naming Updates



# Support for set/reset on Latch Isolation

- Support for set/reset on Latch based isolation
  - set\_isolation
     -async\_set\_reset {net\_name <high|low>} #specify cntrl signal
     -async clamp value <0|1> #specify set or reset
- Create a new port attribute to specify async\_clamp\_value
  - UPF\_async\_clamp\_value
  - set\_port\_attributes -async\_clamp\_value <0|1>




set\_isolation ISO -domain -isolation\_signal iso\_ctrl -isolation\_sense high -clamp\_value latch -async\_set\_reset { isosetn low} -async\_clamp\_value 1

. . .



# map\_retention\_clamp\_cell

- For "zero-pin" state retention a clamp cell is automatically inserted on the clock/reset pins
- The map\_retention\_clamp\_cell allows the specification of what cell to use to implement that clamp.



#### • Example:

```
set_retention RET1 -domain PD1 ...
    -save_signal {RETN high} -restore_signal {RETN low}
map_retention_cell RET1 -domain PD1 -lib_cells {SCL9T_ZPR_X2}
map_retention_clamp_cell {RET1} -domain PD1
    -clock_clamp_lib_cells {SCL9T_ISOT1_X1}  # green isolation in diagram
    -async_clamp_lib_cells {SCL9T_ISOT2_X1}  # orange isolation in diagram
```





# find\_objects -expand\_to\_bits

- find\_objects can return a single object for a bus or a list of individual bits
  - This was possible before by using patterns like "xyz\[\*\]" to return a list of individual bits
- In 4.0, this process has been made easier by adding an "-expand\_to\_bits" option
  - When set true, the individual bits will always be returned
  - When false (or not set), the pre-4.0 behavior will apply
- Whether the individual bits are returned or the full bus is returned can affect the precedence of this list in other commands
  - Example : set\_isolation ISO1 -elements [find\_objects ....]
  - In the elements list, bits will have higher precedence than the full bus

| Find_objectsobject_type port                    | Return Value                                  |
|---|---|
| -pattern {pmda\[*\]}                            | {pmda[1] pmda[0]}                             |
| <pre>-pattern {pmda\[*\]} -expand_to_bits</pre> | {pmda[1][0] pmda[1][1] pmda[0][1] pmda[0][0]} |





#### Precedence Updates

- set\_retention
  - set retention with -no\_retention now has precedence over set\_retention without no\_retention
- create\_power\_domain
  - Command that applies to all design elements of instances included transitively. If two commands specify different ancestors of a design element, the command with the lower ancestor applies.
- set\_port\_attributes -driver\_supply/-receiver\_supply
  - If after applying the precedence rules above, the predefined port attributes UPF\_receiver\_supply or UPF\_driver\_supply are defined on a given port using both hierarchical and non-hierarchical names then the hierarchical name shall take precedence.
- Composite types
  - When determining precedence, composite data types are treated as a multibit signal. A record field or array index of a composite data type referred to explicitly by name is also treated as a part of the multibit signal.
- set\_design\_attributes -is\_hard\_macro|-is\_soft\_macro|is\_refinable\_macro
  - If the macro has multiple -is\_\*\_macro attributes set, then -is\_hard\_macro has highest precedence, followed by -is\_soft\_macro



#### set\_port\_attributes -feedthrough

- In 3.1, the semantics around multiple feedthrough groups was unclear.
- In 4.0:
  - set\_port\_attributes -ports {port\_list} -feedthrough feedthrough\_name
  - All ports connected with the UPF\_feedthrough attribute set to the same feedthrough name, are defined as connected
- Example:
  - The following code defines two separate feedthrough groups: X that includes a, b and c, and Y that only contains e and f.

```
set_port_attributes -ports {a b} -feedthrough X
set_port_attributes -ports {c} -feedthrough X
set_port_attributes -ports {e f} -feedthrough Y
```





# Naming Updates

- Clarify what character should be used in UPF to specify the generate block delimiter
  - In the design flow generate blocks are unique, for simulation they create a hierarchy but for implementation they don't. The naming style also can differ based on tools settings.
  - In 4.0, the LRM was updated to define a single style that should be used in the UPF
  - **generate block delimiter character**: A special character used in composing names containing generate block labels. The generate block delimiter character is a dot (.).

#### • New Library naming

• When referencing a model in a command argument, its name may be prefixed by its library name followed by a dot ("."). This limits the effect of a command to the particular version of that model compiled into the specified library. A model name specified with the "library>.<model>" syntax is considered a simple name (5.3.3.2)



## Beyond 1801-2024

- 1801-2024 major features were the response to new technologies and design methodologies
- Beyond 1801-2024
  - Continued innovation on mixed signal design and interfacing
    - Enable supply networks to carry information about power generation and consumption
    - Bi-directional supply ports
    - Features to improve static checking of designs with mixed analog/digital components
    - Power modeling in the context of mixed signal integrations
  - Information model improvements beyond SV and VHDL
  - Improvements to support new technology cells
  - Ease of use/Ease of specification improvements



#### Questions

