Advancements in UVM Test Bench Architecture for Verifying High Speed MIPI MPHY 5.0 IP […] Read More… from Advancements in UVM Test Bench Architecture for Verifying High Speed MIPI MPHY 5.0 IP
Accelerating the SoC Integration Verification Cycle Time Leveraging the Legacy Design Confidence […] Read More… from Accelerating the SoC Integration Verification Cycle Time Leveraging the Legacy Design Confidence
Enabling high quality design sign-off with Jasper structural and auto formal checks […] Read More… from Enabling high quality design sign-off with Jasper structural and auto formal checks
Verifying the I/O peripherals of OpenTitan SOC using the Portable Stimulus Standard […] Read More… from Verifying the I/O peripherals of OpenTitan SOC using the Portable Stimulus Standard
Exhaustive validation of a cache memory controller using Formal Verification to meet performance and timing requirements […] Read More… from Exhaustive validation of a cache memory controller using Formal Verification to meet performance and timing requirements
Left shift catching of critical low power bugs with Formal Verification […] Read More… from Left shift catching of critical low power bugs with Formal Verification
Scalable Test bench Architecture and Methodology for Faster Codec and Computer Vision Scenario Verification […] Read More… from Scalable Test bench Architecture and Methodology for Faster Codec and Computer Vision Scenario Verification
Efficient Regression Management with Smart Data Mining Technique […] Read More… from Efficient Regression Management with Smart Data Mining Technique
Low Power Extension in UVM Power Management […] Read More… from Low Power Extension in UVM Power Management
A Novel Approach to Hardware Controlled Power Aware Verification with Optimized Power Consumption Techniques at SOC […] Read More… from A Novel Approach to Hardware Controlled Power Aware Verification with Optimized Power Consumption Techniques at SOC
Configurable Testbench (TB) for Configurable Design IP […] Read More… from Configurable Testbench (TB) for Configurable Design IP
Harnessing SV-RNM Based Modelling and Simulation Methodology for Verifying a Complex PMIC designed for SSD Applications […] Read More… from Harnessing SV-RNM Based Modelling and Simulation Methodology for Verifying a Complex PMIC designed for SSD Applications
What-If analysis of Safety Mechanism’s impacts on ETHMAC design under Functional Safety flow […] Read More… from What-If analysis of Safety Mechanism’s impacts on ETHMAC design under Functional Safety flow
A Generic Configurable Error Injection Agent for On-Chip Memories […] Read More… from A Generic Configurable Error Injection Agent for On-Chip Memories
Efficient Formal strategies to verify the robustness of the design […] Read More… from Efficient Formal strategies to verify the robustness of the design
Novel approach for SoC pipeline latency and connectivity verification using Formal […] Read More… from Novel approach for SoC pipeline latency and connectivity verification using Formal
Fault Injection Strategy to Validate ASIL-D Requirements of BMS Components […] Read More… from Fault Injection Strategy to Validate ASIL-D Requirements of BMS Components
Novel Adaptive CPU Scoreboard Methodology for a Multi-language environment […] Read More… from Novel Adaptive CPU Scoreboard Methodology for a Multi-language environment
A scalable framework to validate interconnect-based firewalls to enhance SoC security coverage […] Read More… from A scalable framework to validate interconnect-based firewalls to enhance SoC security coverage
The Industry eFPGA soft IP fully customizable, for hardware reconfiguration in the field […] Read More… from The Industry eFPGA soft IP fully customizable, for hardware reconfiguration in the field
Portable Stimulus Standard Update PSS in the Real World […] Read More… from Portable Stimulus Standard Update PSS in the Real World
IP/SoC Design, Co-Verify, Co-Validate, Co-Everything in 45 minutes! […] Read More… from IP/SoC Design, Co-Verify, Co-Validate, Co-Everything in 45 minutes!
Digital Transformation of EDA Environments To Accelerate Semiconductor Innovation […] Read More… from Digital Transformation of EDA Environments To Accelerate Semiconductor Innovation
Embracing Datapath Verification with Jasper C2RTL App […] Read More… from Embracing Datapath Verification with Jasper C2RTL App
SystemUVM™ Driving Portable Stimulus Ease-Of-Use […] Read More… from SystemUVM™ Driving Portable Stimulus Ease-Of-Use
Achieve Faster Debug Closure by Applying Big Data & Advanced RCA Technologies […] Read More… from Achieve Faster Debug Closure by Applying Big Data & Advanced RCA Technologies
Design space exploration of PIM (Processing in Memory) & PNC (Processing Near Memory) based on workload characterization […] Read More… from Design space exploration of PIM (Processing in Memory) & PNC (Processing Near Memory) based on workload characterization
Hardware Security – Industry Trends, Attacks and Solutions […] Read More… from Hardware Security – Industry Trends, Attacks and Solutions
Compute Link Express – CXL – CXL Consortium […] Read More… from Compute Link Express – CXL – CXL Consortium
Accelerating Semiconductor Time to ISO 26262 Compliance […] Read More… from Accelerating Semiconductor Time to ISO 26262 Compliance
Using UVM-e Testbenches Utilizing Metric-Driven Verification and Advanced Debug Capabilities […] Read More… from Using UVM-e Testbenches Utilizing Metric-Driven Verification and Advanced Debug Capabilities
Functional Safety Verification Methodology for ASIL-B Automotive Designs […] Read More… from Functional Safety Verification Methodology for ASIL-B Automotive Designs
Building UVM Testbenches for High Quality Serial Design IPs Modelling real world scenarios […] Read More… from Building UVM Testbenches for High Quality Serial Design IPs Modelling real world scenarios
A Novel Approach to Reduce Power Consumption By Bridging The Gap between Standalone Functional Scenario and Real Time Scenario at SOC […] Read More… from A Novel Approach to Reduce Power Consumption By Bridging The Gap between Standalone Functional Scenario and Real Time Scenario at SOC
Utilization of Emulation for accelerating the Functional Verification Closure […] Read More… from Utilization of Emulation for accelerating the Functional Verification Closure
Low Power Extension In UVM Power Management […] Read More… from Low Power Extension In UVM Power Management
Embrace Errors! Architecting UVM Testbenches for Dynamic Error Injection & Handling […] Read More… from Embrace Errors! Architecting UVM Testbenches for Dynamic Error Injection & Handling
NRFs Indentification & Signoff with GLS Validation […] Read More… from NRFs Indentification & Signoff with GLS Validation
Leveraging RAL and alternate automation (cocotb) techniques to improve Register Verification in UVM […] Read More… from Leveraging RAL and alternate automation (cocotb) techniques to improve Register Verification in UVM
Left shift catching of critical low power bugs with Formal Verification […] Read More… from Left shift catching of critical low power bugs with Formal Verification
Automated vManager regression using Jenkins […] Read More… from Automated vManager regression using Jenkins
SoC verification of Security x Safety aspects for memory programmed into secure and non-secure regions in Automotive devices […] Read More… from SoC verification of Security x Safety aspects for memory programmed into secure and non-secure regions in Automotive devices
A Holistic Overview on Preventive & Corrective Action To Handle Glitches […] Read More… from A Holistic Overview on Preventive & Corrective Action To Handle Glitches
Automating information retrieval from EDA software reports using effective parsing algorithms […] Read More… from Automating information retrieval from EDA software reports using effective parsing algorithms
Harnessing SV-RNM Based Modelling and Simulation Methodology for Verifying a Complex PMIC designed for SSD Applications […] Read More… from Harnessing SV-RNM Based Modelling and Simulation Methodology for Verifying a Complex PMIC designed for SSD Applications
Logic Equivalence Check without Low Power – you are at risk!! […] Read More… from Logic Equivalence Check without Low Power – you are at risk!!
Verifying the I/O peripherals of OpenTitan SOC using the Portable Stimulus Standard […] Read More… from Verifying the I/O peripherals of OpenTitan SOC using the Portable Stimulus Standard
Solving Problems with hierarchical CDC analysis of large designs with encrypted blocks […] Read More… from Solving Problems with hierarchical CDC analysis of large designs with encrypted blocks
Innovative methodologies for analyzing CDC and RDC violations in complex SoC using Automations, formal verification, and Hierarchical CDC model […] Read More… from Innovative methodologies for analyzing CDC and RDC violations in complex SoC using Automations, formal verification, and Hierarchical CDC model
Bringing Reset Domains and Power Domains together – Non resettable registers amplifying issues in Power-Aware RDC Verification due to UPF Instrumentation […] Read More… from Bringing Reset Domains and Power Domains together – Non resettable registers amplifying issues in Power-Aware RDC Verification due to UPF Instrumentation
Left shift catching of critical low power bugs with Formal Verification […] Read More… from Left shift catching of critical low power bugs with Formal Verification
Disciplined Post Silicon Validation using ML Intelligence […] Read More… from Disciplined Post Silicon Validation using ML Intelligence
Debug Time Reduction by Automatic Generation of Waiver List Using ML Techniques […] Read More… from Debug Time Reduction by Automatic Generation of Waiver List Using ML Techniques
A Generic Configurable Error Injection Agent for All On-Chip Memories […] Read More… from A Generic Configurable Error Injection Agent for All On-Chip Memories
Accelerating the SoC Integration Verification Cycle Time Leveraging the Legacy Design Confidence […] Read More… from Accelerating the SoC Integration Verification Cycle Time Leveraging the Legacy Design Confidence
Part 9 An Efficient Methodology for Development of Cryptographic Engines […] Read More… from Part 9 An Efficient Methodology for Development of Cryptographic Engines
Efficient Regression Management with Smart Data Mining Technique […] Read More… from Efficient Regression Management with Smart Data Mining Technique
Scalable Test bench Architecture and Methodology for Faster Codec and Computer Vision Scenario Verification […] Read More… from Scalable Test bench Architecture and Methodology for Faster Codec and Computer Vision Scenario Verification
Novel Adaptive CPU Scoreboard Methodology for a Multi-language environment […] Read More… from Novel Adaptive CPU Scoreboard Methodology for a Multi-language environment
Verification Reuse Strategy for RTL Quality SoC Functional Virtual Prototypes […] Read More… from Verification Reuse Strategy for RTL Quality SoC Functional Virtual Prototypes
Methodology for system-level comparison of ARM vs RISC-V cores for latency and power consumption […] Read More… from Methodology for system-level comparison of ARM vs RISC-V cores for latency and power consumption
Novel Methodology for TLM Model Unit Verification […] Read More… from Novel Methodology for TLM Model Unit Verification
Efficacious verification of Loopback and Equalization in PCIe By Using Novel approach […] Read More… from Efficacious verification of Loopback and Equalization in PCIe By Using Novel approach
Building Configurable UVM Testbench for Configurable Design IP (Configurable TB) […] Read More… from Building Configurable UVM Testbench for Configurable Design IP (Configurable TB)
UVM Based Generic Interrupt Handler (UGIH) […] Read More… from UVM Based Generic Interrupt Handler (UGIH)
Shifting Left CXL Interop using Simulation Techniques […] Read More… from Shifting Left CXL Interop using Simulation Techniques
Overcoming Challenges in Functional Verification of Automotive Traffic Schedulers […] Read More… from Overcoming Challenges in Functional Verification of Automotive Traffic Schedulers
Advancements in UVM Test Bench Architecture for Verifying High Speed MIPI MPHY 5.0 IP […] Read More… from Advancements in UVM Test Bench Architecture for Verifying High Speed MIPI MPHY 5.0 IP
A scalable framework to validate interconnect-based firewalls to enhance SoC security coverage […] Read More… from A scalable framework to validate interconnect-based firewalls to enhance SoC security coverage
“What-If” analysis of Safety Mechanism’s impacts on ETHMAC design under Functional Safety flow […] Read More… from “What-If” analysis of Safety Mechanism’s impacts on ETHMAC design under Functional Safety flow
Fault Injection Strategy to Validate ASIL-D Requirements of BMS Components […] Read More… from Fault Injection Strategy to Validate ASIL-D Requirements of BMS Components
Enabling high quality design sign-off with structural and auto formal checks […] Read More… from Enabling high quality design sign-off with structural and auto formal checks
Efficient Formal strategies to verify the robustness of the design […] Read More… from Efficient Formal strategies to verify the robustness of the design
Novel approach for SoC pipeline latency and connectivity verification using Formal […] Read More… from Novel approach for SoC pipeline latency and connectivity verification using Formal
Exhaustive validation of a cache memory controller using Formal Verification to meet performance and timing requirements […] Read More… from Exhaustive validation of a cache memory controller using Formal Verification to meet performance and timing requirements
Effective Formal Deadlock Verification Methodologies for Interconnect design […] Read More… from Effective Formal Deadlock Verification Methodologies for Interconnect design
OIL check of PCIe with Formal Verification […] Read More… from OIL check of PCIe with Formal Verification
The Formal Way – Fast and Accurate Hashing Algorithm Verification […] Read More… from The Formal Way – Fast and Accurate Hashing Algorithm Verification
A Recipe for swift Tape-out of Derivative SoCs: A Comprehensive Validation Approach using Formal-based Sequential Equivalence and Connectivity Checking […] Read More… from A Recipe for swift Tape-out of Derivative SoCs: A Comprehensive Validation Approach using Formal-based Sequential Equivalence and Connectivity Checking
Retry with Confidence: Use Formal Property Verification to Verify Link Layer Retry (LLR) Mechanism of Compute Express Link (CXL) […] Read More… from Retry with Confidence: Use Formal Property Verification to Verify Link Layer Retry (LLR) Mechanism of Compute Express Link (CXL)
The Best Verification Strategy You’ve Never Heard Of […] Read More… from The Best Verification Strategy You’ve Never Heard Of
Portable Stimulus Standard Update: PSS in the Real World […] Read More… from Portable Stimulus Standard Update: PSS in the Real World
Proven Strategies for Better Verification Planning: DVCon 2022 Workshop […] Read More… from Proven Strategies for Better Verification Planning: DVCon 2022 Workshop
Machine Learning Driven Verification A Step Function in Productivity and Throughput […] Read More… from Machine Learning Driven Verification A Step Function in Productivity and Throughput
Virtual Platforms to Shift-Left Software Development and System Verification […] Read More… from Virtual Platforms to Shift-Left Software Development and System Verification
IP/SoC Design, Co-Verify, Co-Validate, Co-Everything in 90 minutes! […] Read More… from IP/SoC Design, Co-Verify, Co-Validate, Co-Everything in 90 minutes!
Introduction to the 5 Levels of RISC-V Processor Verification […] Read More… from Introduction to the 5 Levels of RISC-V Processor Verification
“In-Emulator” UVM++ Randomized Testbenches for High Performance Functional Verification […] Read More… from “In-Emulator” UVM++ Randomized Testbenches for High Performance Functional Verification
Finding Hidden Bugs In Deep Cycles: Advanced Debug Methodologies for Software-first System Validation […] Read More… from Finding Hidden Bugs In Deep Cycles: Advanced Debug Methodologies for Software-first System Validation
Estimating Power Dissipation of End-User Application on RTL […] Read More… from Estimating Power Dissipation of End-User Application on RTL
Building a Comprehensive Hardware Security Methodology […] Read More… from Building a Comprehensive Hardware Security Methodology
An Overview of Security Annotation for Electronic Design Integration (SA-EDI) Standard […] Read More… from An Overview of Security Annotation for Electronic Design Integration (SA-EDI) Standard
Why Not “Connect” Using UVM Connect: Mixed Language Communication Got Easier with UVMC […] Read More… from Why Not “Connect” Using UVM Connect: Mixed Language Communication Got Easier with UVMC
What Does The Sequence Say? Powering Productivity with Polymorphism […] Read More… from What Does The Sequence Say? Powering Productivity with Polymorphism
Using PSS-2.0 Hardware-Software Interface to validate 4G/5G Forward Error Correction Encoder/Decoder IP in Emulation & Silicon […] Read More… from Using PSS-2.0 Hardware-Software Interface to validate 4G/5G Forward Error Correction Encoder/Decoder IP in Emulation & Silicon
Two-Stage Framework for Corner Case Stimuli Generation Using Transformer and Reinforcement Learning […] Read More… from Two-Stage Framework for Corner Case Stimuli Generation Using Transformer and Reinforcement Learning
Test Parameter Tuning with Blackbox Optimization: A Simple Yet Effective Way to Improve Coverage […] Read More… from Test Parameter Tuning with Blackbox Optimization: A Simple Yet Effective Way to Improve Coverage
SystemC Virtual Prototype: Ride the earliest train for Time-To-Market! […] Read More… from SystemC Virtual Prototype: Ride the earliest train for Time-To-Market!
Systematic Constraint Relaxation (SCR): Hunting for Over-Constrained Stimulus […] Read More… from Systematic Constraint Relaxation (SCR): Hunting for Over-Constrained Stimulus
Successive Refinement – An Approach to Decouple Front End and Back End Power Intent […] Read More… from Successive Refinement – An Approach to Decouple Front End and Back End Power Intent
Raising the Level of Formal Signoff with End-to-End Checking Methodology […] Read More… from Raising the Level of Formal Signoff with End-to-End Checking Methodology
PSS Action Sequence Modeling Using Machine Learning […] Read More… from PSS Action Sequence Modeling Using Machine Learning
Problematic Bi-Directional Port Connections: How Well Is Your Simulator Filling the UPF LRM Void? […] Read More… from Problematic Bi-Directional Port Connections: How Well Is Your Simulator Filling the UPF LRM Void?
Pre-Silicon Validation of Production BIOS, Software Use Cases and Accelerator IP Workloads Using Hybrid System Level Emulation SoC Platform […] Read More… from Pre-Silicon Validation of Production BIOS, Software Use Cases and Accelerator IP Workloads Using Hybrid System Level Emulation SoC Platform
Path-Based UPF Strategies: Optimally Manage Power on Your Designs […] Read More… from Path-Based UPF Strategies: Optimally Manage Power on Your Designs
Optimizing Turnaround Times in a Continuous Integration Flow Using a Scheduler Based Implementation […] Read More… from Optimizing Turnaround Times in a Continuous Integration Flow Using a Scheduler Based Implementation
Novel GUI Based UVM Test Bench Template Builder […] Read More… from Novel GUI Based UVM Test Bench Template Builder
Never Too Late With Formal: Stepwise Guide for Applying Formal Verification in Post-Silicon Phase to Avoid Re-Spins […] Read More… from Never Too Late With Formal: Stepwise Guide for Applying Formal Verification in Post-Silicon Phase to Avoid Re-Spins
Modeling Memory Coherency During Concurrent/Simultaneous Accesses […] Read More… from Modeling Memory Coherency During Concurrent/Simultaneous Accesses
Mixed-Signal Functional Verification Methodology for Embedded Non-Volatile Memory Using ESP Simulation […] Read More… from Mixed-Signal Functional Verification Methodology for Embedded Non-Volatile Memory Using ESP Simulation
Mixed-Signal Design Verification: Leveraging the Best of AMS and DMS […] Read More… from Mixed-Signal Design Verification: Leveraging the Best of AMS and DMS
Metadata Based Testbench Generation Automation […] Read More… from Metadata Based Testbench Generation Automation
Maximizing Formal ROI through Accelerated IP Verification Sign-off […] Read More… from Maximizing Formal ROI through Accelerated IP Verification Sign-off
Machine Learning Based Verification Planning Methodology Using Design and Verification Data […] Read More… from Machine Learning Based Verification Planning Methodology Using Design and Verification Data
Left Shift Mechanism to Mitigate Gate Level Asynchronous Design Challenges […] Read More… from Left Shift Mechanism to Mitigate Gate Level Asynchronous Design Challenges
Leaping Left: Seamless IP to SoC Hand-off […] Read More… from Leaping Left: Seamless IP to SoC Hand-off
Is It a Software Bug? Is It a Hardware Bug? […] Read More… from Is It a Software Bug? Is It a Hardware Bug?
Innovative Uses of SystemVerilog Bind Statements within Formal Verification […] Read More… from Innovative Uses of SystemVerilog Bind Statements within Formal Verification
Hybrid Emulation: Accelerating Software Driven Verification and Debug […] Read More… from Hybrid Emulation: Accelerating Software Driven Verification and Debug
How to Avoid the Pitfalls of Mixing Formal and Simulation Coverage […] Read More… from How to Avoid the Pitfalls of Mixing Formal and Simulation Coverage
Hopscotch: A Scalable Flow-Graph Based Approach to Formally Specify and Verify Memory-Tagged Store Execution in Arm CPUs […] Read More… from Hopscotch: A Scalable Flow-Graph Based Approach to Formally Specify and Verify Memory-Tagged Store Execution in Arm CPUs
Hierarchical UPF: Uniform UPF across FE & BE […] Read More… from Hierarchical UPF: Uniform UPF across FE & BE
Fnob: Command Line-Dynamic Random Generator […] Read More… from Fnob: Command Line-Dynamic Random Generator
Flattening the UVM Learning Curve Automated Solutions for DSP Filter Verification […] Read More… from Flattening the UVM Learning Curve Automated Solutions for DSP Filter Verification
Finding a Needle in a Haystack: A Novel Log Analysis Method with Test Clustering in Distributed Systems […] Read More… from Finding a Needle in a Haystack: A Novel Log Analysis Method with Test Clustering in Distributed Systems
Reusable System-Level Power-Aware IP Modeling Approach […] Read More… from Reusable System-Level Power-Aware IP Modeling Approach
Evaluating the Feasibility of a RISCV Core for Real-Time Applications Using a Virtual Prototype […] Read More… from Evaluating the Feasibility of a RISCV Core for Real-Time Applications Using a Virtual Prototype
Enhanced Dynamic Hybrid Simulation Framework for Hardware-Software Verification […] Read More… from Enhanced Dynamic Hybrid Simulation Framework for Hardware-Software Verification
Emulation Based Power and Performance Workloads on ML NPUs […] Read More… from Emulation Based Power and Performance Workloads on ML NPUs
Confidently Sign-Off Any Low-Power Designs Without Consequences […] Read More… from Confidently Sign-Off Any Low-Power Designs Without Consequences
Case Study: Successes and Challenges of Validation Content Reuse […] Read More… from Case Study: Successes and Challenges of Validation Content Reuse
CAMEL: A Flexible Cache Model for Cache Verification […] Read More… from CAMEL: A Flexible Cache Model for Cache Verification
Caching Tool Run Results in Large-Scale RTL Development Projects […] Read More… from Caching Tool Run Results in Large-Scale RTL Development Projects
BatchSolve: A Divide and Conquer Approach to Solving the Memory Ordering Problem […] Read More… from BatchSolve: A Divide and Conquer Approach to Solving the Memory Ordering Problem
Avoiding Confounding Configurations An RDC Methodology for Configurable Designs […] Read More… from Avoiding Confounding Configurations An RDC Methodology for Configurable Designs
Automatic Translation of Natural Language to SystemVerilog Assertions […] Read More… from Automatic Translation of Natural Language to SystemVerilog Assertions
Advanced UVM Command Line Processor for Central Maintenance and Randomization of Control Knobs […] Read More… from Advanced UVM Command Line Processor for Central Maintenance and Randomization of Control Knobs
Advanced Functional Verification for Automotive System on a Chip […] Read More… from Advanced Functional Verification for Automotive System on a Chip
Adaptive Test Generation for Fast Functional Coverage Closure […] Read More… from Adaptive Test Generation for Fast Functional Coverage Closure
Accelerating Performance, Power and Functional Validation of Computer Vision Use Cases on Next Generation Edge Inferencing Products […] Read More… from Accelerating Performance, Power and Functional Validation of Computer Vision Use Cases on Next Generation Edge Inferencing Products
Accelerating Error Handling Verification of Complex Systems: A Formal Approach […] Read More… from Accelerating Error Handling Verification of Complex Systems: A Formal Approach
A Hybrid Verification Solution to RISC-V Vector Extension […] Read More… from A Hybrid Verification Solution to RISC-V Vector Extension
A UVM SystemVerilog Testbench for Analog/Mixed-Signal Verification: A Digitally-Programmable Analog Filter Example […] Read More… from A UVM SystemVerilog Testbench for Analog/Mixed-Signal Verification: A Digitally-Programmable Analog Filter Example
A New Approach to Easily Resolve the Hidden Timing Dangers of False Path Constraints on Clock Domain Crossings […] Read More… from A New Approach to Easily Resolve the Hidden Timing Dangers of False Path Constraints on Clock Domain Crossings
A Low Maintenance Infrastructure to Jumpstart CPU Regression and Performance Correlation […] Read More… from A Low Maintenance Infrastructure to Jumpstart CPU Regression and Performance Correlation
A Comparative Study of CHISEL and SystemVerilog Based on Logical Equivalent SweRV EL2 RISCV Core […] Read More… from A Comparative Study of CHISEL and SystemVerilog Based on Logical Equivalent SweRV EL2 RISCV Core
Why Not “Connect” Using UVM Connect: Mixed Language Communication Got Easier with UVMC […] Read More… from Why Not “Connect” Using UVM Connect: Mixed Language Communication Got Easier with UVMC
Successive Refinement – An Approach to Decouple Front Front-End and Back Back-End Power Intent […] Read More… from Successive Refinement – An Approach to Decouple Front Front-End and Back Back-End Power Intent
Pre-Silicon Validation of Production BIOS, Software Use Cases and Accelerator IP Workloads using Hybrid System Level Emulation SoC Platform […] Read More… from Pre-Silicon Validation of Production BIOS, Software Use Cases and Accelerator IP Workloads using Hybrid System Level Emulation SoC Platform
Novel GUI Based UVM Test Bench Template Builder […] Read More… from Novel GUI Based UVM Test Bench Template Builder
Left Shift Mechanism to Mitigate Gate Level Asynchronous Design Challenges […] Read More… from Left Shift Mechanism to Mitigate Gate Level Asynchronous Design Challenges
Hybrid Emulation: Accelerating Software Driven Verification and Debug […] Read More… from Hybrid Emulation: Accelerating Software Driven Verification and Debug
Enhanced Dynamic Hybrid Simulation Framework for Hardware-Software Verification […] Read More… from Enhanced Dynamic Hybrid Simulation Framework for Hardware-Software Verification
Emulation Based Power and Performance Workloads on ML NPUs […] Read More… from Emulation Based Power and Performance Workloads on ML NPUs
Confidently Sign-off Any low-Power Designs without Consequences […] Read More… from Confidently Sign-off Any low-Power Designs without Consequences
Successes and Challenges of Validation Content Reuse […] Read More… from Successes and Challenges of Validation Content Reuse
Avoiding Confounding Configurations an RDC Methodology for Configurable Designs […] Read More… from Avoiding Confounding Configurations an RDC Methodology for Configurable Designs
Accelerating Performance, Power and Functional Validation of Computer Vision Use Cases on Next Generation Edge Inferencing Products […] Read More… from Accelerating Performance, Power and Functional Validation of Computer Vision Use Cases on Next Generation Edge Inferencing Products
A Low Maintenance Infrastructure to Jumpstart CPU Regression and Performance Correlation […] Read More… from A Low Maintenance Infrastructure to Jumpstart CPU Regression and Performance Correlation
What Does The Sequence Say? Powering Productivity with Polymorphism […] Read More… from What Does The Sequence Say? Powering Productivity with Polymorphism
Portable Stimulus Standard’s Hardware Software Interface (HSI) to validate 4G 5G Forward Error Correction Encoder/Decoder IP in Emulation Silicon […] Read More… from Portable Stimulus Standard’s Hardware Software Interface (HSI) to validate 4G 5G Forward Error Correction Encoder/Decoder IP in Emulation Silicon
Two Stage Framework for Corner Case Stimuli Generation Using Transformer and Reinforcement Learning […] Read More… from Two Stage Framework for Corner Case Stimuli Generation Using Transformer and Reinforcement Learning
Test Parameter Tuning with Blackbox Optimization: A Simple Yet Effective Way to Improve Coverage […] Read More… from Test Parameter Tuning with Blackbox Optimization: A Simple Yet Effective Way to Improve Coverage
SystemC Virtual Prototype: Ride the Earliest Train for Time-To-Market […] Read More… from SystemC Virtual Prototype: Ride the Earliest Train for Time-To-Market
Systematic Constraint Relaxation (SCR): Hunting for Over Constrained Stimulus […] Read More… from Systematic Constraint Relaxation (SCR): Hunting for Over Constrained Stimulus
Raising the level of Formal Signoff with End to End Checking Methodology […] Read More… from Raising the level of Formal Signoff with End to End Checking Methodology
PSS Action Sequence Modeling Using Machine Learning […] Read More… from PSS Action Sequence Modeling Using Machine Learning
Problematic Bi-Directional Port Connections: How Well is Your Simulator Filling the UPF LRM Void? […] Read More… from Problematic Bi-Directional Port Connections: How Well is Your Simulator Filling the UPF LRM Void?
Path-based UPF Strategies: Optimally Manage Power on your Designs […] Read More… from Path-based UPF Strategies: Optimally Manage Power on your Designs
Optimizing Turnaround Times In A CI Flow Using a Scheduler Implementation […] Read More… from Optimizing Turnaround Times In A CI Flow Using a Scheduler Implementation
Never Too Late with Formal: Stepwise Guide for Applying FV in Post Si Phase to Avoid Re-Spins […] Read More… from Never Too Late with Formal: Stepwise Guide for Applying FV in Post Si Phase to Avoid Re-Spins
Modeling Memory Coherency for Concurrent/Parallel Accesses […] Read More… from Modeling Memory Coherency for Concurrent/Parallel Accesses
Hierarchical UPF: Uniform UPF across FE & BE […] Read More… from Hierarchical UPF: Uniform UPF across FE & BE
Fnob: Command Line-Dynamic Random Generator […] Read More… from Fnob: Command Line-Dynamic Random Generator
Flattening the UVM Learning Curve: Automated Solutions for DSP Filter Verification […] Read More… from Flattening the UVM Learning Curve: Automated Solutions for DSP Filter Verification
Finding a Needle in a Haystack: A Novel Log Analysis Method with Test Clustering in Distributed System […] Read More… from Finding a Needle in a Haystack: A Novel Log Analysis Method with Test Clustering in Distributed System
Extension of the Power-Aware IP Reuse Approach to ESL […] Read More… from Extension of the Power-Aware IP Reuse Approach to ESL
Evaluating the Feasibility of a RISC V Core for Real Time Applications Using a Virtual Prototype […] Read More… from Evaluating the Feasibility of a RISC V Core for Real Time Applications Using a Virtual Prototype
Co-Developing IP and SoC Bring-Up Firmware with PSS […] Read More… from Co-Developing IP and SoC Bring-Up Firmware with PSS
CAMEL – A Flexible Cache Model for Cache Verification […] Read More… from CAMEL – A Flexible Cache Model for Cache Verification
Caching Tool Run Results in Large Scale RTL Development Projects […] Read More… from Caching Tool Run Results in Large Scale RTL Development Projects
BatchSolve: A Divide and Conquer Approach to Solving the Memory Ordering Problem […] Read More… from BatchSolve: A Divide and Conquer Approach to Solving the Memory Ordering Problem
Automatic Translation of Natural Language to SystemVerilog Assertions […] Read More… from Automatic Translation of Natural Language to SystemVerilog Assertions
Advanced Functional Verification for Automotive System on a Chip […] Read More… from Advanced Functional Verification for Automotive System on a Chip
Adaptive Test Generation for Fast Functional Coverage Closure […] Read More… from Adaptive Test Generation for Fast Functional Coverage Closure
Accelerating Error Handling Verification Of Complex Systems: A Formal Approach […] Read More… from Accelerating Error Handling Verification Of Complex Systems: A Formal Approach
A Hybrid Verification Solution to RISC V Vector Extension […] Read More… from A Hybrid Verification Solution to RISC V Vector Extension
A UVM Testbench for Analog Verification: A Programmable Filter Example […] Read More… from A UVM Testbench for Analog Verification: A Programmable Filter Example
A New Approach to Easily Resolve the Hidden Timing Dangers of False Path Constraints on Clock Domain Crossings […] Read More… from A New Approach to Easily Resolve the Hidden Timing Dangers of False Path Constraints on Clock Domain Crossings
A Comparative Study of CHISEL and SystemVerilog Based on Logical Equivalent SweRV EL2 RISC V Core […] Read More… from A Comparative Study of CHISEL and SystemVerilog Based on Logical Equivalent SweRV EL2 RISC V Core
Mixed Signal Design Verification: Leveraging the Best of AMS and DMS […] Read More… from Mixed Signal Design Verification: Leveraging the Best of AMS and DMS
Modeling Memory Coherency for concurrent/parallel accesses […] Read More… from Modeling Memory Coherency for concurrent/parallel accesses
Mixed Signal Functional Verification Methodology for Embedded Non-Volatile Memory Using ESP Simulation […] Read More… from Mixed Signal Functional Verification Methodology for Embedded Non-Volatile Memory Using ESP Simulation
Maximizing Formal ROI through Accelerated IP Verification Sign-off […] Read More… from Maximizing Formal ROI through Accelerated IP Verification Sign-off
Machine Learning Based Verification Planning Methodology Using Design and Verification Data […] Read More… from Machine Learning Based Verification Planning Methodology Using Design and Verification Data
Leaping Left: Seamless IP to SoC Hand off […] Read More… from Leaping Left: Seamless IP to SoC Hand off
Is It a Software Bug? It Is a Hardware Bug? […] Read More… from Is It a Software Bug? It Is a Hardware Bug?
Innovative Uses of SystemVerilog Bind Statements within Formal Verification […] Read More… from Innovative Uses of SystemVerilog Bind Statements within Formal Verification
How to Avoid the Pitfalls of Mixing Formal and Simulation Coverage […] Read More… from How to Avoid the Pitfalls of Mixing Formal and Simulation Coverage
Hopscotch: A Scalable Flow-Graph Based Approach to Verify CPU Store Execution […] Read More… from Hopscotch: A Scalable Flow-Graph Based Approach to Verify CPU Store Execution
